

## **ICND2037S**

(16-Channel Constant Current LED Sink Driver with Dual Latch)



#### **Description**

The ICND2037S is a 16-channel constant current sink output LED driver. All 16-channels constant current can be set by a single external resistor, which provides users flexibility in controlling the light intensity of LEDs.

The ICND2037S exploits current precision controlling technology , which makes error between ICs less than  $\pm 3.5\%$ , and error between channels less than  $\pm 3.0\%$ . At ICND2037S output stage , 16-regulated output ports are designed to provide uniform and constant current sinks for driving LEDs within a large range of forward voltage(VF) variations.

ICND2037S contains two 16-bit shift registers and latches which convert serial input data into parallel output format. For integrated dual latches, ICND2037S could get higher refresh rate.

**Package** 



**ICND2037S** 


#### **Features**

- ♦ 16-channel constant current output
- Output current setting range : 2~25mA×16@V<sub>DD</sub>=5V constant current output 2~20mA×16@V<sub>DD</sub>=1.2Vconstant current output
- ♦ Current accuracy Between channel :< ±3.0% Between ICs :< ± 3.5%</p>
- ♦ I/O: Schmitt trigger input
- ♦ Data transfer frequency:f<sub>MAX</sub>=25MHz(Max)
- ♦ Power supply voltage: VDD=3.3 ~ 5V
- ♦ Operating Temperature: –40°C to +85°C
- ♦ Adjustable Pre-Charge for Ghosting Reduction
- ♦ LED Protection Circuit
- ♦ Integrated Dual Latches for higher refresh rate



### **Pin Configuration**


SS0P24-P-150-0. 635




		ICND2037S (SSOP24)
Pin No.	Pin Name	Function
1	GND	Power Ground
2	SIN	Serial data or command input for driver control
3	CLK	Clock input terminal for data shift on rising edge
4	LE	The command parser is a counter of LE length: A different length of LE indicates a different command.
5~20	OUTO ~ OUT15	Constant current output
21	ŌĒ	Output enable terminal, $\overline{OE}$ low level, all output drivers are turned ON; $\overline{OE}$ high level, all output drivers are turned OFF
22	SOUT	Serial-data or command output to the following IC.
23	R-EXT	Constant-current value setting .Connection to an external resistor to GND.
24	VDD	Power-supply voltage



### **Block Diagram**



### **I/O Equivalent Circuits**





### **Shift-Register and Command Parser**

A simple 16bit shift-register is integrated. All data, such as gray scale and configuration, are latched by the shift-register.

The command parser is a counter of LE length: A different length of LE indicates a different command. Such as a 1bit LE is a "Data Latch" command which indicates that there is a gray scale written in. It will send the 16bit data on shift-register to SRAM.

#### **Control Command**

Command Name	Number of DCLK Rising Edge when LE is High	Description
DATA LATCH	0	Transfer Serial data to buffers(Ghosting Reduction disable )
DAIA_LAICH	1~3	Transfer Serial data to buffers(Ghosting Reduction enable)
	4~10	Reserved
WR_REG1	11	Write Configuration Register


Note1: The length of LE is defined as this: How many positive-edges of DCLK when LE stays logic "1". For example, the first pulse of LE in the next figure is show a length of 3, which is a "Data Latch" command.

#### Register

BIT	NAME	Default	Description
15	-	-	Reserved
14:11	R_UP	4'h0	Ghost Reduction Level adjust VR_UP=VDD-2V+ <14:11>*0.1V
10:0	-	-	Reserved


### **Ghost reduction timing**

Tghost means the positive-edge of LAT to the negative-edge of OEN when OEN stays logic "1".





#### LE waveforms




#### Hold time

Name	MIN	Note
T <sub>su_LE</sub>	7ns	
T <sub>hd_LE</sub>	7ns	
T <sub>sw_LE</sub>	10ns	
T <sub>su_SDI</sub>	3ns	
T <sub>hd_SDI</sub> ,	3ns	




#### **Dual Latch for higher refresh rate**

Usual constant current LED sink driver timing diagrams



- 1. When display a high bit data, display time may far longer than data transfer time, next data transfer should wait display over.
- 2. When display a low bit data, display time may far shorter than data transfer time, next display should wait data transfer over.

#### ICND2037S dual latch timing diagrams



ICND2037S dual latch timing diagrams, data (A) and data (C) are high bit data, data (B) and data (D) are high bit data. Use the free time of display to transfer date could get higher refresh rate.

- 1. After data(A) transfer over, LE provide a latch signal, latch data(A)
- 2. After data(A) latched,  $\overline{OE}$  from 1 to 0, display data(A)
- 3. When display data(A),transfer data(B)
- 4. After data(B) transfer over, LE provide a latch signal, latch data(B), then transfer data(C)
- 5. After data(A) displayed, display data(B)
- 6. After data(A) transfer over, finish display data(B)
- 7. Latch data(C) and transfer data(D)



### Maximum Ratings (Ta =25℃)

Characteristics	Symbol	Rating	Unit
Supply Voltage	$V_{ exttt{DD}}$	0~7	٧
Output Current	I <sub>0</sub>	25	mA
Input Voltage	V <sub>IN</sub>	-0. 4~V <sub>DD</sub> +0. 4	٧
Output voltage	V <sub>out</sub>	11V	
Clock Frequency	F <sub>CLK</sub>	25	MHz
GND Terminal Current	I <sub>GND</sub>	+5000	mA
Power Dissipation	D	1.00	W
(On 4 Layer PCB,25℃)	$P_{\mathtt{D}}$	1. 98	VV
Thermal Resistance	$R_{th(j-a)}$	64	°C/W
Junction Temperature	T <sub>i</sub>	150	°C
Operating Temperature	$T_{opr}$	-40 ~ 85	°C
Storage Temperature	$T_{stg}$	−55 ~ 150	°C

### DC Items (Unless otherwise specified, $T_a$ =-40 $^{\circ}$ C ~85 $^{\circ}$ C)

Characteristics	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Voltage	V <sub>DD</sub>	-	3. 3	5	6. 0	٧
Output Voltage when ON	V <sub>O (ON)</sub>	OUTn	0.6	I	4	٧
High level logic input voltage	V <sub>IH</sub>	-	0. 7*V <sub>DD</sub>	_	$V_{DD}$	٧
Low level logic input voltage	VIL	-	GND	_	0. 3*V <sub>DD</sub>	٧
SOUT high level output Current	I он	V <sub>DD</sub> =5V	-	_	-1	mA
SOUT low level output Current	I oL	V <sub>DD</sub> =5V	_	_	1	mA
Constant current output	10	<del>OUTn</del>	2	_	25	mA



#### Transition Items (Unless otherwise specified, V<sub>DD</sub>=5V, T<sub>a</sub> =-40℃~85℃)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
Serial data transfer	F <sub>CLK</sub>	6	_	_	_	25	MHz
frequency	F CLK	0	_			25	WI∏∠
Clock pulse width	t <sub>wCLK</sub>	6	SCK=H or L	20	-	-	ns
Latch pulse width	t <sub>wLE</sub>	6	LE=H	20	-	-	ns
Enable pulse width	t <sub>woe</sub>	6	$\overline{\rm OE}$ =H or L,	40	_		20
Enable pulse width	L <sub>w</sub> 0E	0	R <sub>EXT</sub> =890 Ω	40			ns
Hold time	t <sub>HOLD1</sub>	6	-	5	-	-	ns
riola time	t <sub>HOLD2</sub>	6	_	5	-	ŀ	ns
Setup time	t <sub>SETUP1</sub>	6	_	5	-	-	ns
Setup time	t <sub>SETUP2</sub>	6		5		-	ns

### Transition Items (Unless otherwise specified, V<sub>DD</sub>=3.3V, T<sub>a</sub> =-40℃~85℃)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
Serial data transfer	F <sub>CLK</sub>	6	-	-	-	25	MHz
frequency							
Clock pulse width	t <sub>wCLK</sub>	6	SCK=H or L	25	-	_	ns
Latch pulse width	t <sub>wLE</sub>	6	LE=H	25	_	1	ns
Enable pulse width	t <sub>woe</sub>	6	$\overline{OE}$ =H or L, $R_{EXT}$ =890 $\Omega$	45	_	1	ns
Hold time	t <sub>HOLD1</sub>	6	_	7	_	-	ns
Hold tillle	t <sub>HOLD2</sub>	6	_	7	_	ı	ns
Setup time	t <sub>SETUP1</sub>	6	_	7	_	-	ns
Setup time	t <sub>SETUP2</sub>	6	-	7	_	_	ns

### Electrical Characteristics (Unless otherwise specified, V<sub>DD</sub> =5V, T<sub>a</sub> =25℃)

Characteristics	Symbol	Test Conditions circuit		Min	Тур	Max	Unit
High level logic output voltage	V <sub>OH</sub>	1	I <sub>OH</sub> =-1mA, SOUT	V <sub>DD</sub> -0. 4	_	$V_{\scriptscriptstyle DD}$	٧
Low level logic output voltage	V <sub>oL</sub>	1	I <sub>OH</sub> =+1mA, SOUT	_	-	0. 4	٧
High level logic input current	Тін	2	$V_{\text{IN}} = V_{\text{DD}}, \ \overline{\mathrm{OE}}, \ \mathrm{SIN}, \ \mathrm{CLK}$	_	-	1	μ <b>A</b>
Low level logic input circuit	I <sub>IL</sub>	3	V <sub>IN</sub> =GND, LE, SIN, CLK	_	-	-1	μ <b>A</b>
	I <sub>DD1</sub>	4	Rext=Open, OUT off	_	1. 7	_	mA
	I DD2	4	Rext=1.24K $\Omega$ , OUT off	_	0. 13	_	mA
Power supply current	I <sub>DD3</sub>	4	Rext=10K $\Omega$ , OUT off	_	0. 13	_	mA
	I <sub>DD4</sub>	4	Rext=1.24K $\Omega$ , OUT on	_	5. 5	_	mA
	I <sub>DD5</sub>	4	Rext=10K $\Omega$ , OUT on	_	3. 3	_	mA
Constant current output	I <sub>01</sub>	5	$V_{DD}$ =5. 0V, $V_0$ =1. 0V, $R_{EXT}$ =1. 23k $\Omega$	-	15	-	mA



Constant current error	ΔΙ٥	5	$V_{00} = 5. \text{ OV},  V_0 = 1. \text{ OV},$ $\frac{R_{\text{EXT}} = 1. 23 \text{k } \Omega}{\text{OUTI0}} \sim \frac{\text{OUTI5}}{\text{OUTI5}}$	ŀ	±0.37	±0.52	mA
Constant current power supply voltage regulation	<b>%V</b> <sub>DD</sub>	5	$V_{DD}$ =4. 5~5. 5V, $V_0$ =1. 0V, $\frac{R_{EXT}=1.\ 24k\ \Omega\ ,}{OUTI0} \sim \frac{OUT15}{OUT15}$	-	±0.2	-	%/ <b>V</b>
Constant current output voltage regulation	<b>%V</b> оит	5	$V_{DD}$ =5. 0V, $V_0$ =1. 0~3. 0V, $\frac{R_{EXT}$ =1. 24k $\Omega$ , $\frac{OUT0}{OUT15}$	X	±0.1		%/ <b>V</b>
Pull-up resistor	$R_{\text{UP}}$	3	ŌĒ	250	500	800	kΩ
Pull-down resistor	R <sub>DOWN</sub>	2	LE	250	500	800	kΩ

### **Electrical Characteristics** (Unless otherwise specified, V<sub>DD</sub> =3.3V, T<sub>a</sub> =25℃)

Characteristics	Symbol	Test circuit	Test Conditions		Тур	Max	Unit
High level logic output voltage	$V_{\text{OH}}$	1	I <sub>OH</sub> =-1mA, SOUT	V <sub>DD</sub> -0. 4	-	$V_{DD}$	٧
Low level logic output voltage	$V_{oL}$	1	I <sub>OH</sub> =+1mA, SOUT	-	-	0. 4	٧
High level logic input current	LiH	2	$V_{IN}=V_{DD}$ , $\overline{\rm OE}$ , SIN, CLK	-	_	1	μ <b>A</b>
Low level logic input circuit	Iιι	3	V <sub>IN</sub> =GND, LE, SIN, CLK	-	-	-1	μ <b>A</b>
	I <sub>DD1</sub>	4	Rext=Open, OUT off	-	1. 9	_	mA
	I <sub>DD2</sub>	4	Rext=1.24K $\Omega$ , OUT off	_	0. 13	_	mA
Power supply current	I <sub>DD3</sub>	4	Rext=10K $\Omega$ , OUT off	_	0. 13	_	mA
	I <sub>DD4</sub>	4	Rext=1.24K $\Omega$ , OUT on	_	5. 6	_	mA
	I <sub>DD5</sub>	4	Rext=10K $\Omega$ , OUT on	_	3. 4	_	mA
Constant current output	I 01	5	V <sub>DD</sub> =5. 0V, V <sub>O</sub> =1. 0V, R <sub>EXT</sub> =1. 23k Ω	-	15	-	mA
Constant current error	ΔΙο	5	$V_{DD}$ =5. 0V, $V_0$ =1. 0V, $R_{EXT}$ =1. 23k $\Omega$ , $OUTID \sim OUT15$	-	±0.37	±0.52	mA
Constant current power supply voltage regulation	% <b>V</b> <sub>DD</sub>	5	$V_{DD}$ =4. 5~5. 5V, $V_0$ =1. 0V, $\frac{R_{EXT}$ =1. 24k $\Omega$ , $\frac{OUT10}{OUT15}$	-	±0.2	-	%/V
Constant current output voltage regulation	%V <sub>out</sub>	5	$V_{0D}$ =5. 0V, $V_0$ =1. 0~3. 0V, $\frac{R_{EXT}$ =1. 24k $\Omega$ , $\frac{OUTI0}{OUT15}$	-	±0.1		%/V
Pull-up resistor	R <sub>UP</sub>	3	ŌĒ	250	500	800	kΩ
Pull-down resistor	R <sub>DOWN</sub>	2	LE	250	500	800	kΩ



### Switching Characteristics (Unless otherwise specified, T<sub>a</sub> =25℃, V<sub>DD</sub> =5.0V)


Characteristics		Symbol	Test circuit	Test conditions	Min	Тур	Max	Unit
Propagation	OE - OUTO	t <sub>pLH3</sub>	6	LE=H	-	33	-	
delay time	OE - OUT1	t <sub>pHL3</sub>	6	LE=H	-	35	-	ns
	CLK-SOUT	t <sub>pHL</sub>	6	-		28	-	
Output rise time		t <sub>or</sub>	6	10~90% of voltage waveform	-	18		ns
Output fall tin	ne	t <sub>of</sub>	6	90~10% voltage waveform	-	15	-	ns

### Switching Characteristics (Unless otherwise specified, T<sub>a</sub> =25℃, V<sub>DD</sub> =3.3V)

Characteristics		Symbol	Test circuit	Test conditions	Min	Тур	Max	Unit	
Propagation delay time	OE -	t <sub>pLH3</sub>	6	LE=H		35	-		
	OE - OUT1	t <sub>pHL3</sub>	6	LE=H	-/	38	-	ns	
	CLK-SOUT	t <sub>pHL</sub>	6	-	_	31	-		
Output rise time		t <sub>or</sub>	6	10~90% of voltage waveform	-	20	-	ns	
Output fall time		t <sub>of</sub>	6	90~10% voltage waveform	_	18	ı	ns	


#### **Test Circuit**

#### Test Circuit1: High level logic input voltage/Low level logic input voltage







#### Test Circuit2: High level logic input current/Pull-down resistor



#### Test Circuit3: Low level logic input current/Pull-up resistor




### Test Circuit4: Power supply current






# Test Circuit5: Constant current output/Output OFF leak current/Constant current error Constant current power supply voltage regulation/Constant current output voltage regulation




#### **Test Circuit6: Switching Characteristics**






### **Timing Waveforms**


1. CLK, SIN, SOUT



2. CLK, SIN, LE,  $\overline{\rm OE}$ ,  $\overline{\rm OUTO}$ 



**3.** OUT0






### **Application Information**

I CND2037S exploits current precision controlling technology, and provides nearly no current variations from channel to channel and from IC to IC.

- 1) The maximum current variation between channels is less than ±3.0%, and that between ICs<±3.5%.
- 2) The current characteristic of output stage is flat, and can be kept constant regardless of the variations of LED forward voltage.



### **Setting Output Current**

The output current (lout) of ICND2037S is set by an external resistor, Rext. The relationship between lout and Rext is


 $lout=(V_{R-EXT}/Rext)*15 \quad (Gain=100\%) \qquad V_{R-EXT}=1.24V;$ 





### **Package Outline**

SS0P24-P-150-0. 64

#### SSOP24 (150mil) PACKAGE OUTLINE DIMENSIONS









Symbol	Dimensions In	Millimeters	Dimensions In Inches		
5y 111001	Min	Max	Min	Max	
A		1.750		0.069	
A1	0.100	0.250	0.004	0.010	
A2	1. 250		0.049		
b	0. 203	0.305	0.008	0.012	
c	0.102	0.254	0.004	0.010	
D	8. 450	8.850	0.333	0.348	
E1	3.800	4.000	0.150	0. 157	
E	5.800	6. 200	0. 228	0.244	
e	0.635(	(BSC)	0.025 (BSC)		
L	0.400	1. 270	0.016	0.050	
θ	0°	8°	0°	8°	



### **Product Ordering Information**

Product number	Package (Pb-Free)		Weight (mg)
1CND2037S	SS0P24-P-150-0. 635		130

### **Revision History**

Rev	Date	Description
1.0	2020/05	Initial Release



#### **Important information**

Chipone Technology (Beijing) Co., Ltd. (Chipone) reserves the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

Chipone warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Chipone's standard warranty. Testing and other quality control techniques are utilized to the extent Chipone deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CHIPONE SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CHIPONE PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Chipone assumes no liability for applications assistance or customer product design. Chipone does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Chipone covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Chipone's publication of information regarding any third party's products or services does not constitute Chipone's approval, warranty or endorsement thereof.

Copyright ©2015, Chipone Technology (Beijing) Co., Ltd.