

ICND2038S

(16-Channel Constant Current LED Sink Driver with Dual Latch)



Description

The ICND2038S is a 16-channel constant current sink output LED driver. All 16-channels constant current can be set by a single external resistor, which provides users flexibility in controlling the light intensity of LEDs.


The ICND2038S exploits current precision controlling technology , which makes error between ICs less than $\pm 2.0\%$, and error between channels less than $\pm 2.0\%$. At ICND2038S output stage , 16-regulated output ports are designed to provide uniform and constant current sinks for driving LEDs within a large range of forward voltage(VF) variations.

ICND2038S contains two 16-bit shift registers and latches which convert serial input data into parallel output format. For integrated dual latches, ICND2038S could get higher refresh rate.

Features

- ♦ 16-channel constant current output
- ♦ Output current setting range : 0.5~45mA×16@V_{DD}=5V constant current output 0.5~25mA×16@V_{DD}=3.3Vconstant current output
- ♦ Current accuracy
 Between channel :< ±2.0%
 Between ICs :< ± 2.0%
- ♦ Fast response of output current, \overline{OE} (min):40ns@V_{DD}=5V
- ♦ I/O: Schmitt trigger input
- ♦ Data transfer frequency:f_{MAX}=30MHz(Max)
- ♦ Power supply voltage: VDD=3.3 ~ 5V
- ♦ Operating Temperature: –40°C to +85°C
- ♦ 4 bit current gain: 25%~100%
- Adjustable Pre-Charge for Ghosting Reduction
- ♦ LED Protection Circuit
- ♦ Low-Gray Scale Enhancement
- Integrated Dual Latches for higher refresh rate
- ♦ Dim line at the first scan line

Package




ICND2038S



Pin Configuration


1 SS0P24-P-150-0.635



		ICND2038S (SSOP24)
Pin No.	Pin Name	Function
1	GND	Power Ground
2	SIN	Serial data or command input for driver control
3	CLK	Clock input terminal for data shift on rising edge
4	LE	The command parser is a counter of LE length: A different length of LE indicates a different command.
5~20	OUTO ~ OUT15	Constant current output
21	ŌĒ	Output enable terminal, \overline{OE} low level, all output drivers are turned ON; \overline{OE} high level, all output drivers are turned OFF
22	SOUT	Serial-data or command output to the following IC.
23	R-EXT	Constant-current value setting .Connection to an external resistor to GND.
24	VDD	Power-supply voltage




2 QFN24-4*4-0.5



	I CND2038SGN-01 (QFN24)								
Pin No.	Pin Name	Function							
1	LE	The command parser is a counter of LE length: A different length of LE indicates a different command							
2~17	OUTO ~ OUT15	Constant current output							
18	ŌĒ	Output enable terminal, $\overline{\text{OE}}$ low level, all output drivers are turned ON; $\overline{\text{OE}}$ high level, all output drivers are turned OFF							
19	SOUT	Serial-data or command output to the following IC							
20	R-EXT	Constant-current value setting .Connection to an external resistor to GND							
21	VDD	Power-supply voltage							
22	GND	Power Ground							
23	SIN	Serial data or command input for driver control							
24	CLK	Clock input terminal for data shift on rising edge							




3 QFN24-4*4-0.5




	I CND2038SGN-02 (QFN24)							
Pin No.	Pin Name	Function						
1	LE	The command parser is a counter of LE length: A different length of LE indicates a different command						
2~9, 11~18	OUTO ~ OUT15	Constant current output						
10	GND	Power Ground						
19	SOUT	Serial-data or command output to the following IC						
20	ŌĒ	Output enable terminal, \overline{OE} low level, all output drivers are turned ON; \overline{OE} high level, all output drivers are turned OFF						
21	R-EXT	Constant-current value setting .Connection to an external resistor to GND						
22	VDD	Power-supply voltage						
23	SIN	Serial data or command input for driver control						
24	CLK	Clock input terminal for data shift on rising edge						



Block Diagram



I/O Equivalent Circuits





Shift-Register and Command Parser

A simple 16bit shift-register is integrated. All data, such as gray scale and configuration, are latched by the shift-register.


The command parser is a counter of LE length: A different length of LE indicates a different command. Such as a 3bit LE is a "Data Latch" command which indicates that there is a gray scale written in. It will send the 16bit data on shift-register to SRAM.

Control Command

Command Name	Number of DCLK Rising Edge when LE is High	Description
RESET	0	Reg Reset to default setting
DATA LATCH	1&2	Transfer Serial data to buffers (reg2_bit[6]=1
DAIA_LAIGH	3	Transfer Serial data to buffers (reg2_bit[6]=0)
	4~10	Reserved
WR_REG1	11	Write Configuration Register 1
WR_REG2	12	Write Configuration Register 2

Note1: The length of LE is defined as this: How many positive-edges of DCLK when LE stays logic "1". For example, the first pulse of LE in the next figure is show a length of 3, which is a "Data Latch" command.

LE waveforms





Hold time


Name	MIN	Note
T _{su_LE}	7ns	
T _{hd_LE}	7ns	
T _{sw_LE}	10ns	
T _{su_SDI}	3ns	
$T_{hd_SDI},$	3ns	






Dual Latch for higher refresh rate

Usual constant current LED sink driver timing diagrams



- 1. When display a high bit data, display time may far longer than data transfer time, next data transfer should wait display over.
- 2. When display a low bit data, display time may far shorter than data transfer time, next display should wait data transfer over.

ICND2038S dual latch timing diagrams



ICND2038S dual latch timing diagrams, data (A) and data (C) are high bit data, data (B) and data (D) are high bit data. Use the free time of display to transfer date could get higher refresh rate.

- 1. After data(A) transfer over, LE provide a latch signal, latch data(A)
- 2. After data(A) latched, \overline{OE} from 1 to 0, display data(A)
- 3. When display data(A),transfer data(B)
- 4. After data(B) transfer over, LE provide a latch signal, latch data(B), then transfer data(C)
- 5. After data(A) displayed, display data(B)
- 6. After data(A) transfer over, finish display data(B)
- 7. Latch data(C) and transfer data(D)



Maximum Ratings (T_a =25℃)

Characteristics	Characteristics		Rating	Unit
Supply Voltage		$V_{ exttt{DD}}$	0~7	٧
Output Current		I _o	45	mA
Input Voltage		V _{IN}	-0. 4~V _{DD} +0. 4	٧
Output voltage		V _{out}	11V	
Clock Frequency		F _{CLK}	30	MHz
GND Terminal Current		I _{GND}	+1000	mA
Power Dissipation (On PCB, 25°C)	DN-type	P _D	3. 19	W
Thermal Resistance	DN-type	$R_{th(j-a)}$	39. 15	°C/W
Operating Temperature	Operating Temperature		-40 ~ 85	°C
Storage Temperature		T_{stg}	−55 [~] 150	°C

DC Items (Unless otherwise specified, T_a =-40 °C ~85 °C)

Characteristics	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Voltage	$V_{ exttt{DD}}$	1	3. 3	5	6. 0	٧
Output Voltage when ON	V _{o (on)}	OUTn	0.6	_	4	٧
High level logic input voltage	V _{IH}	-	0. 7*V _{DD}	ı	V_{DD}	٧
Low level logic input voltage	VIL	ı	GND	ı	0. 3*V _{DD}	٧
SOUT high level output Current	1 он	V _{DD} =5V	-	_	-1	mA
SOUT low level output Current	I _{OL}	V _{DD} =5V	1	-	1	mA
Constant current output	I ₀	OUTn	0.5	_	45	mA



Transition Items (Unless otherwise specified, V_{DD}=5V, T_a =-40℃~85℃)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
Serial data transfer frequency	F _{CLK}	6	-	_	-	30	MHz
Clock pulse width	t _{wCLK}	6	SCK=H or L	20	-	-	ns
Latch pulse width	t _{wLE}	6	LE=H	20	-	_	ns
Enable pulse width	t _{woe}	6	$\overline{\rm OE}$ =H or L, $R_{\rm EXT}$ =890 Ω	40	-	-	ns
Hold time	t _{HOLD1}	6	-	5	-	-	ns
noid time	t _{HOLD2}	6	_	5	-	-	ns
Cotup time	t _{SETUP1}	6	-	5	-	-	ns
Setup time	t _{SETUP2}	6	-	5	-	-	ns
Maximum clock rise time	t,	6		-	-	500	ns
Maximum clock fall time	t _f	6		-	-	500	ns

Transition Items (Unless otherwise specified, V_{DD}=3.3V, T_a =-40℃~85℃)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
Serial data transfer frequency	F _{CLK}	6	-	-	-	25	MHz
Clock pulse width	twclk	6	SCK=H or L	25	-	1	ns
Latch pulse width	t _{wLE}	6	LE=H	25	-	ı	ns
Enable pulse width	t _{wOE}	6	$\overline{\mathrm{OE}}$ =H or L, R_{EXT} =890 Ω	45	_	1	ns
Hold time	t _{HOLD1}	6	-	7	-	1	ns
riold time	t _{HOLD2}	6	-	7	_	1	ns
Sotup time	t _{SETUP1}	6	_	7	_	1	ns
Setup time	t _{SETUP2}	6	_	7	_	1	ns
Maximum clock rise time	tr	6		_	_	500	ns
Maximum clock fall time	t _f	6		_	_	500	ns

Electrical Characteristics (Unless otherwise specified, V_{DD} =5V, T_a =25°C)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
High level logic output voltage	V _{OH}	1	I _{OH} =-1mA, SOUT	V _{DD} -0. 4	_	V_{DD}	٧
Low level logic output voltage	V _{oL}	1	I _{OH} =+1mA, SOUT	-	1	0.4	٧
High level logic input current	LiH	2	$V_{IN} = V_{DD}$, $\overline{\rm OE}$, SIN, CLK	-	1	1	μ A
Low level logic input circuit	I _{IL}	3	V _{IN} =GND, LE, SIN, CLK	-	1	-1	μ A
	I _{DD1}	4	Rext=Open, OUT off	_	2. 7	5. 8	mA
Power supply current	I _{DD2}	4	Rext=1.24K Ω , OUT off	1	4. 8	7. 3	mA
	I _{DD3}	4	Rext=620Ω, OUT off	-	6. 3	9. 2	mA



	DD4	4	Rext=1.24K Ω , OUT on	_	5. 5	8. 7	mA
	l _{DD5}	4	Rext=620Ω, OUT on	-	6. 6	9. 7	mA
Constant ourrent output	I ₀₁	5	V_{DD} =5. 0V, V_{0} =1. 0V, R_{EXT} =1. 23k Ω	-	15	-	mA
Constant current output	I ₀₂	5	V_{DD} =5. 0V, V_{0} =1. 0V, R_{EXT} =615 Ω	ı	30	ı	mA
Constant current error	ΔΙ٥	5	V_{DD} =5. 0V, V_{O} =1. 0V, $\frac{R_{EXT}$ =1. 23k Ω , $\frac{OUTI0}{OUT15}$		± 0. 15	±0.37	mA
Constant current power supply voltage regulation	% V _{DD}	5	V_{DD} =4. 5~5. 5V, V_{O} =1. 0V, $\frac{R_{EXT}$ =1. 24k Ω , $\frac{OUTI0}{OUT15}$	-	± 0. 2	-	%/V
Constant current output voltage regulation	%V оит	5	V_{DD} =5. 0V, V_0 =1. 0~3. 0V, $\frac{R_{EXT}$ =1. 24k Ω , $\frac{OUTI0}{OUTI5}$	-	± 0.1		%/V
Pull-up resistor	R_{UP}	3	ŌĒ	250	500	800	kΩ
Pull-down resistor	R _{DOWN}	2	LE	250	500	800	kΩ

Electrical Characteristics (Unless otherwise specified, V_{DD} =3.3V, T_a =25℃)

Characteristics	Symbol	Test circuit	Test Conditions	Min	Тур	Max	Unit
High level logic output voltage	V _{OH}	1	I _{OH} =-1mA, SOUT	V _{DD} -0. 4	-	$V_{ exttt{DD}}$	٧
Low level logic output voltage	V _{OL}	1	I _{OH} =+1mA, SOUT	_	-	0. 4	٧
High level logic input current	LiH	2	$V_{\text{IN}}\!\!=\!\!V_{\text{DD}},\;\overline{\mathrm{OE}},\;\;\text{SIN},\;\;\text{CLK}$	_	_	1	μА
Low level logic input circuit	T _{IL}	3	V _{IN} =GND, LE, SIN, CLK	_	_	-1	μА
	I _{DD1}	4	Rext=Open, OUT off	_	2. 3	_	mA
	I _{DD2}	4	Rext=1.24K Ω , OUT off	_	4. 4	-	mA
Power supply current	I _{DD3}	4	Rext=620Ω, OUT off	_	5. 9	_	mA
	I _{DD4}	4	Rext=1.24K Ω , OUT on	_	5. 1	-	mA
	l _{DD5}	4	Rext=620 Ω , OUT on	_	6. 2	_	mA
	I ₀₁	5	V _{DD} =5. 0V, V ₀ =1. 0V,		15		mA
Constant current output			R _{EXT} =1. 23k Ω	_	15	_	IIIA
Constant current output	I 02	5	$V_{DD}=5.0V$, $V_0=1.0V$,	_	25	_	mA
	1 02		R _{EXT} =615 Ω		23	_	IIIA
			$V_{DD}=5.0V$, $V_0=1.0V$,				
Constant current error	ΔI_0	5	$R_{EXT}=1.23k\Omega$,	_	±0.15	±0.37	mA
			OUTO ~ OUT15				
Constant current power supply			V _{DD} =4. 5~5. 5V, V ₀ =1. 0V,				
voltage regulation	V_{DD}	5	$R_{EXT}=1.24k \Omega$,	_	±0.2	_	%/V
voltage regulation			OUTO ~ OUT15				
Constant current output voltage	% V ₀∪⊤	5	V _{DD} =5. 0V, V ₀ =1. 0~3. 0V,	_	±0.1		%/V
regulation	/ 0 ∀ 0UT	J	$R_{EXT}=1.24k \Omega$,		± 0. 1		/0/ V



			OUTO ~ OUT15				
Pull-up resistor	Rup	3	ŌĒ	250	500	800	kΩ
Pull-down resistor	R _{DOWN}	2	LE	250	500	800	kΩ

Switching Characteristics (Unless otherwise specified, T_a =25℃, V_{DD} =5.0V)


Characteristics		Symbol	Test circuit	Test conditions	Min	Тур	Max	Unit
Propagation	OE -	t _{pLH3}	6	LE=H	-	22	26	
delay time	OE - OUT1	t _{pHL3}	6	LE=H	-	22	25	ns
	CLK-SOUT	t _{pHL}	6	-	-	26	30	
Output rise tir	ne	t _{or}	6	10~90% of voltage waveform	-	25	28	ns
Output fall time		t _{of}	6	90~10% voltage waveform	1	33	37	ns

Switching Characteristics (Unless otherwise specified, T_a =25℃, V_{DD} =3.3V)

Characteristics		Symbol	Test circuit	Test conditions	Min	Тур	Max	Unit
Propagation	OE -	t _{pLH3}	6	LE=H	-	25	_	
delay time	OE - OUT1	t _{pHL3}	6	LE=H	_	26	_	ns
	CLK-SOUT	t _{pHL}	6	-	_	27	_	
Output rise tir	ne	t _{or}	6	10~90% of voltage waveform	-	28	_	ns
Output fall time		t _{of}	6	90~10% voltage waveform	-	36	-	ns


Test Circuit

Test Circuit1: High level logic input voltage/Low level logic input voltage







Test Circuit2: High level logic input current/Pull-down resistor



Test Circuit3: Low level logic input current/Pull-up resistor




Test Circuit4: Power supply current






Test Circuit5: Constant current output/Output OFF leak current/Constant current error Constant current power supply voltage regulation/Constant current output voltage regulation




Test Circuit6: Switching Characteristics






Timing Waveforms


1. CLK, SIN, SOUT



2. CLK, SIN, LE, $\overline{\rm OE}$, $\overline{\rm OUTO}$



3. OUT0






Application Information


ICND2038S exploits current precision controlling technology, and provides nearly no current variations from channel to channel and from IC to IC.

- 1) The maximum current variation between channels is less than ±2.0%, and that between ICs<±2.0%.
- 2) The current characteristic of output stage is flat, and can be kept constant regardless of the variations of LED forward voltage.

VDD=5V



VDD=3.3V






Setting Output Current

The output current (lout) of ICND2038S is set by an external resistor, Rext. The relationship between lout and Rext is

lout= $(V_{R-EXT}/R_{ext})^*15$ (Gain=100%) $V_{R-EXT}=1.24V$;








Package Outline

(1) SS0P24-P-150-0.64

SSOP24 (150mil) PACKAGE OUTLINE DIMENSIONS











Symbol	Dimensions In	Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A		1.750		0.069	
A1	0.100	0. 250	0.004	0.010	
A2	1. 250		0.049		
ь	0. 203	0.305	0.008	0.012	
c	0.102	0. 254	0.004	0.010	
D	8.450	8.850	0.333	0.348	
E1	3.800	4.000	0.150	0. 157	
Е	5.800	6. 200	0. 228	0.244	
e	0.635 (BSC)		0.025	(BSC)	
L	0.400	1. 270	0.016	0.050	
θ	0°	8°	0°	8°	



(2) QFN24-4*4-0.5


QFNWB4×4-24L (PO. 50TO. 75/O. 85) PACKAGE OUTLINE DIMENSIONS





Top View






Side View

Symbol	Dimensions In	n Millimeters	Dimensions In Inches		
Syribor	Min.	Max.	Min.	Max.	
Α	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035	
A1	0.000	0.050	0.000	0.002	
A3	0.203REF.		0.008REF.		
D	3.924	4.076	0.154	0.160	
E	3.924	4.076	0.154	0.160	
D1	2.600	2.800	0.102	0.110	
E1	2.600	2.800	0.102	0.110	
k	0.200	0.200MIN.		BMIN.	
b	0.200	0.300	0.008	0.012	
е	0.500TYP.		0.020TYP.		
L	0.324	0.476	0.013	0.019	



Product Ordering Information

Product number	Package (Pb-Free)	Weight (mg)
1CND2038S	SS0P24-P-150-0. 635	130
ICND2038SGN-01	QFN24-4*4-0.5	38
ICND2038SGN-02	QFN24-4*4-0.5	38





Important information

Chipone Technology (Beijing) Co., Ltd. (Chipone) reserves the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

Chipone warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Chipone's standard warranty. Testing and other quality control techniques are utilized to the extent Chipone deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CHIPONE SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CHIPONE PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Chipone assumes no liability for applications assistance or customer product design. Chipone does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Chipone covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Chipone's publication of information regarding any third party's products or services does not constitute Chipone's approval, warranty or endorsement thereof.

Copyright ©2015, Chipone Technology (Beijing) Co., Ltd.