

ICND3018

(16-Channel Power Switch for LED Display)

CHIP

Description

ICND3018 is a 16-channel power switch for LED display.ICND3018 Integrated 74HC595 (8-bit serial-in, serial parallel-out shift register) and 16 Channel P-Channel Enhancement Mode MOSFET driver.

ICND3018 integrated Ghosting Reduction, Caterpillar Cancelling and LED Protection circuit.

Features


- ♦ Integrated serial-in, serial parallel-out decoder
- ♦ 16 Channel P-Channel Enhancement Mode MOSFET driver
- ↔ P-MOSTEF Rds(ON) 150 mΩ, Max output current 2A
- ♦ Ghosting Reduction
- ♦ Caterpillar Removal for LED Short
- ♦ LED Protection
- ♦ Up Ghosting Level Adjustable



CHIPONE

Pin Description


AP: SSOP24



ICND3018AP (SSOP24)				
Pin No	Pin Name	Function		
1, 15	VDD	Power-Supply Voltage		
2	SDIN	Serial Data Input		
3	DCLK Shift Clock Input			
4	RCK	Register Input		
5-12	OUT8-OUT15	Output with P-Channel Enhancement Mode		
17-24	OUT7-OUT0 MOSFET			
13	GND Power Ground			
14	SDO Serial Data Output			
16	NC	Not Connected		


AN: QFN24-4*4-0.5

CHIP



ICND3018AN (QFN24)				
Pin No	Pin Name	Function		
1, 15	VDD	Power-Supply Voltage		
2	SDIN	Serial Data Input		
3	DCLK	Shift Clock Input		
4	RCK	Register Input		
5-12	OUT8-OUT15	Output with P-Channel Enhancement Mode		
17-24	OUT7-OUT0 MOSFET			
13	GND	Power Ground		
14	SDO Serial Data Output			
16,E-pad	NC	Not Connected		


Block Diagram



CHIP

Time Waveform

The rising edge of DCLK is a line feed signal. After receiving the rising edge of DCLK, the data is shifted once, and the corresponding open channel is also shifted. The width of DCLK is the elimination time, so we need to do DCLK width and interface elimination parameter linkage.



Time	Function	MIN
Tb-Td	Display time, between the two DCLK rising edge	
Te-Tf	Registers configure time, the DLCK falling edge to the next rising edge	
Td-Te	Ghost reduction time, DCLK pulse width	500ns
Ta-Tb	Setup time	20ns
Tb-Tc	Hold time	20ns

Register Setting

Ta-Td, Registers configure time, the DLCK falling edge to the next rising edge.

	a b	c d		
DCK				
RCK			//	

Register and Number of RCLK Rising Edge when DCK is Low.

Reg[3:0]=RCLK-8

Time	Function	MIN
Tb-Tc	Register configuration time (Reg[3:0]=RCLK-8)	
Ta-Tb	Register configuration pre blank area	100ns
Tc-Td	Register configuration behind blank area	100ns

CHIPONE

Register

Number of RCK Rising Edge when DCLK is Low	Model<3 >	Level <2:0>	Level(V)
8		000	N/A
9		001	2.25
10		010	2.5
11	0	011	2.75
12	0	100	3.0
13		101	3.25
14		110	3.5
15		111	3.75
16		000	N/A
17		001	2.25
18		010	2.5
19	1	011	2.75
20		100	3.0
21		101	3.25(Default)
22		110	3.5
23		111	3.75

Default<3:0>=1101

CHIP

Specifications

Maximum Ratings (Ta=25°C)

Characteristics	Symbol	Rating	Unit
Supply Voltage	Vdd	-0.5 \sim +7.0	V
Input Voltage	VIN	-0.5 \sim VDD+0.5	V
Operating Temperature	Topt	-40 \sim +80	°C
Storage Temperature	Tstg	-50 \sim +150	°C

DC Items (Unless otherwise specified, $T_a = -40^{\circ}C \sim 85^{\circ}C$)

Characteristics	Symbol	Min	Тур	Max	Unit	Test Conditions
Power Supply Voltage	Vdd	3.0	5.0	5.5	V	-
High Level Logic Input Voltage	Vih	0.7*Vdd	-	-	V	-
High Level Logic Input Voltage	VIL	-	-	0.3*VDD	V	-
Quiescent Device Current	IDD	-	3	-	mA	VDD=5.0V
Drain Current	Юн	-	-	2	А	VDD=5.0V
Drain-Source On-State Resistance	RDS(on)	-	150	-	mΩ	VDD=5.0V

Switching Characteristics (Unless otherwise specified, Ta =25°C, VDD=5.0V)

Characteristics	Symbol	Min	Тур	Max	Unit	Test conditions
Propagation	tрцн	-	52	-	nS	VDD=5.0V
Delay Time	t PHL	-	134	-	nS	CL=50pF
Output rise Time	tr	-	19	-	nS	
Output fall Time	tf	-	160	-	nS	

CLK $t_{PLH} = t_{PHL} =$

Application Note


- 1. The channels used must be used in OUT0~OUT15 order
- 2. No idle channels are available in the number of scanned numbers
- 3. The initial input data of the scanning group can only be introduced from 245 of the line, and cannot be imported from the output of the last scan group.

CHIPSNE

Package Outline

1.SSOP24

SSOP24 (150mil) PACKAGE OUTLINE DIMENSIONS







Symbol	Dimensions In	Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
А		1.750		0.069
A1	0.100	0.250	0.004	0.010
A2	1.250		0.049	
b	0.203	0.305	0.008	0.012
с	0.102	0.254	0.004	0.010
D	8.450	8.850	0.333	0.348
E1	3.800	4.000	0.150	0.157
Е	5.800	6.200	0.228	0.244
е	0.635(BSC)		0.025	(BSC)
L	0.400	1.270	0.016	0.050
θ	0 °	8°	0 °	8°









		SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS		A	0.7	0.75	0.8
STAND OFF		A1	0	0.02	0.05
MOLD THICKNESS		A2		0.55	
L/F THICKNESS		A3		0.203 REF	
LEAD WIDTH		ь	0.2	0.25	0.3
BODY SIZE	X X		4 BSC		
BODT SIZE	Y	E		4 BSC	
LEAD PITCH		e	0.5 BSC		
EP SIZE	х	D2	2.7	2.8	2.9
EF SIZE	Y	E2	2.7	2.8	2.9
LEAD LENGTH		L	0.2 0.3 0.4		0.4
LEAD TIP TO EXPOSED PAD EDGE		к		0.3 REF	
PACKAGE EDGE TOLERA	NCE	000	0.1		
MOLD FLATNESS		ccc	0.1		
COPLANARITY		eee	0.08		
LEAD OFFSET		bbb	0.1		
EXPOSED PAD OFFSET		fff		0.1	

SIDE VIEW

Product Ordering Information

Product number	Package (Pb-Free)	Pitch (mm)
I CND3018AP	SSOP24	0. 635
I CND3018AN	QFN24	0. 5

Revision History

Rev	Date	Description
1.0	2019/06	Initial Release
1.1	2020/08	Change Register 4'1000=N.A

Important information

Chipone Technology (Beijing) Co., Ltd. (Chipone) reserves the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

Chipone warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Chipone's standard warranty. Testing and other quality control techniques are utilized to the extent Chipone deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CHIPONE SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CHIPONE PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Chipone assumes no liability for applications assistance or customer product design. Chipone does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of Chipone covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Chipone's publication of information regarding any third party's products or services does not constitute Chipone's approval, warranty or endorsement thereof.

Copyright @2015, Chipone Technology (Beijing) Co., Ltd.